








Montages électroniques de base
1 Différences entre CPLD, FPGA - µP - DSP




6 Les bus de communication
7 Lexique
Différences entre CPLD, FPGA - µP - DSP
Différences entre CPLD, FPGA - µP - DSP
CPLD, FPGA( complex programmable logic device - field-programmable gate array).
Flexibilité, propriété intéllectuelle, grande production : ASIC.
I structure logique : différente pour chaque fabriquant.
I Fréquence de fonctionnement : GHz.
I Langage de programmation : VHDL, Verilog.
I Programmation : EEprom ext., JTAG.
Altera Corporation  7
MAX 7000 Programmable Logic Device Family Data Sheet
The MAX 7000 architecture includes four dedicated inputs that can 
be used as general-purpose inputs or as high-speed, global control 
signals (clock, clear, and two output enable signals) for each 
macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, 
EPM7064, and EPM7096 devices.




















































Différences entre CPLD, FPGA - µP - DSP
CPLD, FPGA( complex programmable logic device - field-programmable gate array).
Flexibilité, propriété intéllectuelle, grande production : ASIC.
µP (microprocesseur et microcontrôleur).
utilisation pour tout type d’application, mise en oeuvre rapide.
I coeur : ARM, MIPS, autre...
I Fréquence de fonctionnement : MHz...GHz.
I Langage de programmation : Assembler, C, C++ .... .
I Programmation : ICD, JTAG, propriétaire .
Différences entre CPLD, FPGA - µP - DSP
CPLD, FPGA( complex programmable logic device - field-programmable gate array).
Flexibilité, propriété intéllectuelle, grande production : ASIC.
µP (microprocesseur et microcontrôleur).
utilisation pour tout type d’application, mise en oeuvre rapide.
DSP (Digital Signal Processor).




I coeur : différent pour chaque fabriquant.
I Fréquence de fonctionnement : MHz...GHz.
I Langage de programmation : Assembler, C, C++ .... .
I Programmation : ICD, JTAG, propriétaire.
Différences entre CPLD, FPGA - µP - DSP
Microchip 18F4685
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Note 1: RE3 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.
2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O.


































































Alimentation avec convertisseur AC/DC
© 2015 Littelfuse, Inc.
Specifications are subject to change without notice. 
Revised: 02/23/15
Metal-Oxide Varistors (MOVs)
Radial Lead Varistors  >  LA Varistor Series
Transient  V-I Characteristics Curves 
FIGURE 3. CLAMPING VOLTAGE FOR V130LA1(P) - V300LA2(P) FIGURE 4. CLAMPING VOLTAGE FOR V130LA2(P) - V300LA4(P) 
FIGURE 5. CLAMPING VOLTAGE FOR V320LA7(P) - V480LA7(P)  FIGURE 6. CLAMPING VOLTAGE FOR V130LA5(P) - V420LA10(P) 










































130 TO 300VM(AC) RATING
TA = -55
oC TO 85oC



































130 TO 300VM(AC) RATING
TA = -55

















































































































































































Transient  V-I Characteristics Curves 
FIGURE 3. CLAMPING VOLTAGE FOR V130LA1(P) - V300LA2(P) FIGURE 4. CLAMPING VOLTAGE FOR V130LA2(P) - V300LA4(P) 
FIGURE 5. CLAMPING VOLTAGE FOR V320LA7(P) - V480LA7(P)  FIGURE 6. CLAMPING VOLTAGE FOR V130LA5(P) - V420LA10(P) 










































130 TO 300VM(AC) RATING
TA = -55
oC TO 85oC



































130 TO 300VM(AC) RATING
TA = -55
















































































































































































V320LA7(P) - V48 LA7(P)
Maximum Clamping Voltage for 7mm Parts
V130LA2(P) - V300LA4(P)Transient  V-I Characteristics Curves 
FIGURE 3. CLAMPING VOLTAGE FOR V130LA1(P) - V300LA2(P) FIGURE 4. CLAMPING VOLTAGE FOR V130LA2(P) - V300LA4(P) 
FIGURE 5. CLAMPING VOLTAGE FOR V320LA7(P) - V480LA7(P)  FIGURE 6. CLAMPING VOLTAGE FOR V130LA5(P) - V420LA10(P) 










































130 TO 300VM(AC) RATING
TA = -55
oC TO 85oC



































130 TO 300VM(AC) RATING
TA = -55














































































MAXIMU  CLAMPING VOLTAGE
MODEL SIZE 10mm



















































































MAXIMU  CLAMPING VOLTAGE
MODEL SIZE 14mm











Transient V-I Characteristics Curves Pulse Rating Curves
FIGURE 14. SURGE CURRENT RATING CURVES FOR 
V130LA1(P) - V480LA7(P) 
FIGURE 15. SURGE CURRENT RATING CURVES FOR 
V130LA5(P) - V680LA10(P) 
FIGURE 16. SURGE CURRENT RATING CURVES FOR 
V130LA10A(P) - V320LA20A(P) 
FIGURE 17. SURGE CURRENT RATING CURVES FOR 
V385LA20A(P) - V1000LA80A(P)
FIGURE 18. SURGE CURRENT RATING CURVES FOR 
V 30LA20A(P) - V320LA40B(P) 
FIGURE 19. SURGE CURRENT RATING CURVES FOR 



















































































































































































































































I partie AC : fusible et varistance MOVs.
Caractéristique d’une varistance :
I = K × V α (30<α<40).
I Partie DC : fusible réarmable PTC.
(positive temperature coefficient)
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GND GND GND GND GNDGND






























Alimentation avec convertisseur AC/DC
Alimentation avec transformateur et régulateur de tension
I Voutmax = (Veff.trans. ×
√
2)− (2× VFdiode).
I C1 = I∆U×f
∆U : ondulation admissible(V)
f : fréquence du signal(Hz).
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Alimentation avec convertisseur AC/DC
Alimentation avec transformateur et régulateur de tension
Régulateur de tension LDO
I Réduire autant que possible les pertes par dissipation
thermique.
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Alimentation avec convertisseur AC/DC
Alimentation avec transformateur et régulateur de tension
Régulateur de tension LDO
Convertisseur DC/DC
I Avoir un rendement indépendant de la tension Vin
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470 µF - 25Vdc
C3
+





A remplacer par un ICL7660
L’alimentation du microcontrôleur
Alimentation avec convertisseur AC/DC
Alimentation avec transformateur et régulateur de tension
Régulateur de tension LDO
Convertisseur DC/DC
Circuit série équivalent d’un condensateur
I Différence de potentiel aux bornes de RESR ->
augmentation du taux d’ondulation.
I EX : si RESR = Rcharge et RL négligable








I τ = R1 × C1, circuit de reset.
I C1 à C6 : 0.1µF.
I Régulateur de tension 3.3V intégré, C7 avec ′lowESR′.
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PIC18F66K80 FAMILY
2.0 GUIDELINES FOR GETTING 
STARTED WITH PIC18FXXKXX 
MICROCONTROLLERS
2.1 Basic Connection Requirements
Getting started with the PIC18F66K80 family family of
8-bit microcontrollers requires attention to a minimal
set of device pin connections before proceeding with
development. 
The following pins must always be connected:
• All VDD and VSS pins 
(see Section 2.2 “Power Supply Pins”)
• All AVDD and AVSS pins, regardless of whether or 
not the analog device features are used 
(see Section 2.2 “Power Supply Pins”)
• MCLR pin 
(see Section 2.3 “Master Clear (MCLR) Pin”)
• ENVREG (if implemented) and VCAP/VDDCORE pins 
(see Section 2.4 “Voltage Regulator Pins 
(ENVREG and VCAP/VDDCORE)”) 
These pins must also be connected if they are being
used in the end application:
• PGC/PGD pins used for In-Circuit Serial 
Programming™ (ICSP™) and debugging purposes 
(see Section 2.5 “ICSP Pins”)
• OSCI and OSCO pins when an external oscillator 
source is used 
(see Section 2.6 “External Oscillator Pins”)
Additionally, the following pins may be required:
• VREF+/VREF- pins are used when external voltage 
reference for analog modules is implemented
The minimum mandatory connections are shown in
Figure 2-1.
FIGURE 2-1: RECOMMENDED 
MINIMUM CONNECTIONS
Note: The AVDD and AVSS pins must always be
connected, regardless of whether any of





































Key (all values are recommendations):
C1 through C6: 0.1 F, 20V ceramic
R1: 10 kΩ
R2: 100Ω to 470Ω
Note 1: See Section 2.4 “Voltage Regulator Pins 
(ENVREG and VCAP/VDDCORE)” for 
explanation of ENVREG pin connections.
2: The example shown is for a PIC18F device 
with five VDD/VSS and AVDD/AVSS pairs. 
Other devices may have more or less pairs; 





Circuit interne du PIC18F25K80
I 3 oscillateurs internes.
I 2 oscillateurs externes, RC, quartz ou signal d’horloge.
I PLL (Phase-locked loop) : fosc × 4 .
PIC18F66K80 FAMILY
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FIGURE 3-1: PIC18F66K80 FAMILY CLOCK DIAGRAM 
TABLE 3-1: HS, EC, XT, LP AND RC MODES: RANGES AND SETTINGS












(EC3 & EC3IO) 0100
HS1 (medium power) 4 MHz-16 MHz 0011
HS2 (high power) 16 MHz-25 MHz 0010
XT 100 kHz-4 MHz 0001
LP 31.25 kHz 0000
RC (External) 0-4 MHz 001x






16 MHz to 
31 kHz
MF-INTOSC









































































I La fréquence est peu précise car la précision du
condensateur est de ±10% au mieux ±1%.
I La stabilité en température est médiocre.
I Peu utilisé.
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The use of the flag and control bits in the OSCCON
register is discussed in more detail in Section 4.0
“Power-Managed Modes”. 
3.3.2.1 System Clock Selection and Device 
Resets
Since the SCSx bits are cleared on all forms of Reset,
this means the primary oscillator defined by the
FOSC<3:0> Configuration bits is used as the primary
clock source on device Resets. This could either be the
internal oscillator block by itself, or one of the other
primary clock sources (HS, EC, XT, LP, External RC
and PLL-enabled modes).
In those cases when the internal oscillator block, with-
out PLL, is the default clock on Reset, the Fast RC
Oscillator (INTOSC) will be used as the device clock
source. It will initially start at 8 MHz; the postscaler
selection that corresponds to the Reset value of the
IRCF<2:0> bits (‘110’). 
Regardless of which primary oscillator is selected,
INTOSC will always be enabled on device power-up. It
serves as the clock source until the device has loaded
its configuration values from memory. It is at this point
that the FOSCx Configuration bits are read and the
oscillator selection of the operational mode is made.
Note that either the primary clock source or the internal
oscillator will have two bit setting options for the possible
values of the SCS<1:0> bits, at any given time.
3.3.3 OSCILLATOR TRANSITIONS
PIC18F66K80 family devices contain circuitry to
prevent clock “glitches” when switching between clock
sources. A short pause in the device clock occurs
during the clock switch. The length of this pause is the
sum of two cycles of the old clock source and three to
four cycles of the new clock source. This formula
assumes that the new clock source is stable.
Clock transitions are discussed in greater detail in
Section 4.1.2 “Entering Power-Managed Modes”.
3.4 RC Oscillator
For timing-insensitive applications, the RC and RCIO
Oscillator modes offer additional cost savings. The actual
oscillator frequency is a function of several factors:
• Supply voltage
• Values of the external resistor (REXT) and capacitor
(CEXT)
• Operating temperature
Given the same device, operating voltage and tempera-
ture, and component values, there will also be unit to unit
frequency variations. These are due to factors such as:
• Normal manufacturing variation
• Difference in lead frame capacitance between
package types (especially for low CEXT values)
• Variations within the tolerance of the limits of
REXT and CEXT
In the RC Oscillator mode, the oscillator frequency,
divided by 4, is available on the OSC2 pin. This signal
may be used for test purposes or to synchronize other
logic. Figure 3-2 shows how the R/C combination is
connected.
FIGURE 3-2: RC OSCILLATOR MODE 
The RCIO Oscillator mode (Figure 3-3) functions like
the RC mode, except that the OSC2 pin becomes an
additional general purpose I/O pin. The I/O pin
becomes bit 6 of PORTA (RA6).
FIGURE 3-3: RCIO OSCILLATOR MODE 
Note 1: The Timer1/3/5/7 oscillator must be
enabled to select the secondary clock
source. The Timerx oscillator is enabled by
setting the SOSCEN bit in the Timerx Con-
trol register (TxCON<3>). If the Timerx
oscillator is not enabled, then any attempt
to select a secondary clock source when
executing a SLEEP instruction will be
ignored.
2: It is recommended that the Timerx
oscillator be operating and stable before
executing the SLEEP instruction or a very












Recommended values: 3 k  REXT  100 k








Recommended values: 3 k  REXT  100 k





Oscillateur à quartz externe
I Fréquence très précise (PPM).
I Fréquence très stable en température.
I Plus précise et stable que l’oscillateur interne.
PIC18F66K80 FAMILY
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3.5 External Oscillator Modes
3.5.1 CRYSTAL OSCILLATOR/CERAMIC 
RESONATORS (HS MODES)
In HS or HSPLL Oscillator modes, a crystal or ceramic
resonator is connected to the OSC1 and OSC2 pins to
establish oscillation. Figure 3-4 shows the pin
connections. 
The oscillator design requires the use of a crystal rated
for parallel resonant operation.    
TABLE 3-2: CAPACITOR SELECTION FOR 
CERAMIC RESONATORS
TABLE 3-3: CAPACITOR SELECTION FOR 
CRYSTAL OSCILLATOR 
FIGURE 3-4: CRYSTAL/CERAMIC 
RESONATOR OPERATION 
(HS OR HSPLL 
CONFIGURATION)    
Note: Use of a crystal rated for series resonant
operation may give a frequency out of the
crystal manufacturer’s specifications.
Typical Capacitor Values Used:







Capacitor values are for design guidance only. 
Different capacitor values may be required to produce
acceptable oscillator operation. The user should test
the performance of the oscillator over the expected
VDD and temperature range for the application. Refer
to the following application notes for oscillator-specific
information:
• AN588, “PIC® Microcontroller Oscillator Design
Guide”
• AN826, “Crystal Oscillator Basics and Crystal
Selection for rfPIC® and PIC® Devices”
• AN849, “Basic PIC® Oscillator Design”
• AN943, “Practical PIC® Oscillator Analysis and
Design”
• AN949, “Making Your Oscillator Work”
See the notes following Table 3-3 for additional
information.
Osc Type Crystal Freq.
Typical Capacitor Values 
Tested:
C1 C2
HS 4 MHz 27 pF 27 pF
8 MHz 22 pF 22 pF
20 MHz 15 pF 15 pF
Capacitor values are for design guidance only. 
Different capacitor values may be required to produce
acceptable oscillator operation. The user should test
the performance of the oscillator over the expected
VDD and temperature range for the application. 
Refer to the Microchip application notes cited in
Table 3-2 for oscillator specific information. Also see
the notes following this table for additional
information.
Note 1: Higher capacitance increases the stability
of oscillator but also increases the start-up
time.
2: Since each resonator/crystal has its own
characteristics, the user should consult
the resonator/crystal manufacturer for
appropriate values of external components.
3: Rs may be required to avoid overdriving
crystals with low drive level specification.
4: Always verify oscillator performance over
the VDD and temperature range that is
expected for the application. 
Note 1: See Table 3-2 and Table 3-3 for initial values of
C1 and C2.
2: A series resistor (RS) may be required for AT
strip cut crystals.















Oscillateur à quartz externe
I Apporter un soin au design du PCB pour éviter les
problèmes de compatibilité électromagnétique (EMC).
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2.6 External Oscillator Pins
Many microcontrollers have options for at least two
oscillators: a high-frequency primary oscillator and a
low-frequency secondary oscillator (refer to
Section 3.0 “Oscillator Configurations” for details). 
The oscillator circuit should be placed on the same
side of the board as the device. Place the oscillator
circuit close to the respective oscillator pins with no
more than 0.5 inch (12 mm) between the circuit
components and the pins. The load capacitors should
be placed next to the oscillator itself, on the same side
of the board. 
Use a grounded copper pour around the oscillator cir-
cuit to isolate it from surrounding circuits. The
grounded copper pour should be routed directly to the
MCU ground. Do not run any signal traces or power
traces inside the ground pour. Also, if using a two-sided
board, avoid any traces on the other side of the board
where the crystal is placed. 
Layout suggestions are shown in Figure 2-4. In-line
packages may be handled with a single-sided layout
that completely encompasses the oscillator pins. With
fine-pitch packages, it is not always possible to com-
pletely surround the pins and components. A suitable
solution is to tie the broken guard sections to a mirrored
ground layer. In all cases, the guard trace(s) must be
returned to ground.
In planning the application’s routing and I/O assign-
ments, ensure that adjacent port pins, and other
signals in close proximity to the oscillator, are benign
(i.e., free of high frequencies, short rise and fall times,
and other similar noise).
For additional information and design guidance on
oscillator circuits, please refer to these Microchip
Application Notes, available at the corporate web site
(www.microchip.com):
• AN826, “Crystal Oscillator Basics and Crystal
Selection for rfPIC™ and PICmicro® Devices”
• AN849, “Basic PICmicro® Oscillator Design”
• AN943, “Practical PICmicro® Oscillator Analysis
and Design”
• AN949, “Making Your Oscillator Work”
2.7 Unused I/Os
Unused I/O pins should be configured as outputs and
driven to a logic low state. Alternatively, connect a 1 kΩ
to 10 kΩ resistor to VSS on unused pins and drive the
output to logic low.
FIGURE 2-5: SUGGESTED 




















T1 Oscillator: C1 T1 Oscillator: C2
(tied to ground)

















Oscillateur à quartz externe
Signal d’horloge externe
I Demande un montage spécifique externe pour générer le
signal d’horloge.
























I Réseau de diodes en entrée.








































· Vinmax si Idiode = 10mA
· Diode idéale, Vf = 0.7V
Vin = Vdd + Vf +Rin × Idiode
Vin = 5 + 0.7 + 120× 0.01 = 6.9V
Les entrées
Protection des entrées
I Ajouter une diode TVS en entrée. (mono ou bidirectionelle)
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1 Characteristics
Figure 1. Electrical characteristics - definitions
Figure 2. Pulse definition for electrical characteristics
Table 1. Absolute maximum ratings (Tamb = 25 °C) 
Symbol Parameter Value Unit
PPP Peak pulse power dissipation (1) Tj initial = Tamb 400 W
Tstg Storage temperature range -65 to +150 °C 
 Tj Operating junction temperature range -55 to +150 °C
TL Maximum lead temperature for soldering during 10 s. 260 °C
1. For a surge greater than the maximum values, the diode will fail in short-circuit.
Table 2. Thermal resistances
Symbol Parameter Value Unit
Rth(j-l) Junction to leads 30 °C/W
















I Leakage current @ V
I Peak pulse current
T Voltage temperature coefficient











tr = rise time (µs)
tp = pulse duration time (µs)
tr tp
· Vinmax si Idiode = 100mA
· Diode idéale, VBR = 5.5V
Vin = VBR +Rin × Idiode
Vin = 5.5 + 120× 0.1 = 17.5V
Les entrées
Protection des entrées
Résistance de pull-up et de pull-down
I Éviter les perturbations électromagnétiques.





























Résistance de pull-up et de pull-down
Entrée analogique - Le pont diviseur
I Mesurer une tension ≥ Vdd










































τ = (R1 + 1k +RSS)× Chold
THOLD  τ
Pas toujours possible ! ! !
Les entrées
Protection des entrées
Résistance de pull-up et de pull-down
Entrée analogique - Le pont diviseur
Adaptation d’impédance
I Réduire le temps de charge de CHOLD.
I Si on alimente l’AOP avec VDD : utiliser des AOP RAIL to

















































VSS +1V < Vout < VDD - 1V
Vout AOP RAIL to RAIL
VSS +0.01V < Vout < VDD - 0.01V
Les entrées
Protection des entrées
Résistance de pull-up et de pull-down
Entrée analogique - Le pont diviseur
Adaptation d’impédance
I Si on utilise des tensions >VDD et <VSS pour alimenter
l’AOP, ne pas oublier de protéger l’entrée analogique par
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1 Characteristics
Figure 1. Electrical characteristics - definitions
Figure 2. Pulse definition for electrical characteristics
Table 1. Absolute maximum ratings (Tamb = 25 °C) 
Symbol Parameter Value Unit
PPP Peak pulse power dissipation (1) Tj initial = Tamb 400 W
Tstg Storage temperature range -65 to +150 °C 
 Tj Operating junction temperature range -55 to +150 °C
TL Maximum lead temperature for soldering during 10 s. 260 °C
1. For a surge greater than the maximum values, the diode will fail in short-circuit.
Table 2. Thermal resistances
Symbol Parameter Value Unit
Rth(j-l) Junction to leads 30 °C/W

























I Leakage current @ V
I Peak pulse current
T Voltage temperature coefficient











tr = rise time (µs)






I Le courant des pins en sortie est très faible - x mA
I PIC18F : 25mA par sortie MAIS attention à la puissance
dissipée totale !

















































I Utilisation d’un circuit de puissance (power mosfet).
I Vérifier la compatibilité en entrée : 3.3V, 5V ?
MCP1415/16
Features
• High Peak Output Current: 1.5A (typical)
• Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
• Low Shoot-Through/Cross-Conduction Current in
Output Stage
• High Capacitive Load Drive Capability:
- 470 pF in 13 ns (typical)
- 1000 pF in 20 ns (typical)
• Short Delay Times: 41 ns (tD1), 48 ns (tD2) (typical)
• Low Supply Current:
- With Logic ‘1’ Input - 0.65 mA (typical)
- With Logic ‘0’ Input - 0.1 mA (typical)
• Latch-Up Protected: will withstand 500 mA
Reverse Current
• Logic Input will withstand Negative Swing up to 5V
• Space-saving 5L SOT-23 Package
General Description
MCP1415/16 devices are high-speed MOSFET drivers
that are capable of providing 1.5A of peak current. The
inverting or non-inverting single channel output is
directly controlled from either TTL or CMOS (3V to
18V) logic. These devices also feature low shoot-
through current, matched rise and fall time, and short
propagation delays which make them ideal for high
switching frequency applications.
MCP1415/16 devices operate from a single 4.5V to
18V power supply and can easily charge and discharge
1000 pF gate capacitance in under 20 ns (typical).
They provide low enough impedances in both the on
and off states to ensure that the intended state of the
MOSFET will not be affected, even by large transients.
These devices are highly latch-up resistant under any
condition within their power and voltage ratings. They
are not subject to damage when noise spiking (up to
5V, of either polarity) occurs on the ground pin. They
can accept, without damage or logic upset, up to
500 mA of reverse current being forced back into their
outputs. All terminals are fully protected against
























Tiny 1.5A, High-Speed Power MOSFET Driver
Effective 














Commande de puissance Low-side
I Commutation simple pour des tensions Vpower  Vdd si
Vgs ≥ Vth.

































Commande de puissance high-side
































Commande de puissance high-side
I Commutation simple ? NON.





















































I Ex : Automobile : réduire le nombre de câbles électriques.
I Attention à la dissipation thermique - pad thermique sur
PCB.
Les sorties
Commande de puissance pont H

















Commande de puissance pont H


















Commande de puissance pont H


















Commande de puissance pont H
I Commande de moteur DC, de moteurs pas à pas, moteur
brushless....
























































Commande de puissance pont H
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PVDD
GVDD
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7.2 Functional Block Diagram
12 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8303
Les sorties
Filtre RC, LC
I Utiliser une sortie en PWM afin d’obtenir une tension
continue programmable (Vout).
I utiliser un filtre LC : -40 dB par décade (second ordre).






















τ = R× C
Les sorties
Filtre RC, LC
I Rappel : PWM (Pulse Width Modulation).




T 2T 3T 4T
t1 t2 t3 t4
I EX1 : Vout = Vi/o × τ1T = 0.5× Vio.
I EX2 : Vout = Vi/o × τ2T = 0.25× Vio.
I EX3 : Vout = Vi/o × τ3T = 0.75× Vio.
Les sorties
Filtre RC, LC
I Avantage d’un filtre LC par rapport à un filtre RC.



















Les bus de communication
Les bus de communication
FTDI - USB
I Simplicité de mise en oeuvre.
I Utilisation du port série du microcontrôleur (USART).
I création d’un port série virtuel sur le P.C.










Les bus de communication
CAN bus
I Bus de communication à usage industriel et automobile
(Bosch et Karlsruher Institut für Technologie).
I Paire torsadée avec résistance de terminaison de 120 Ω.
Signal différentiel avec mode commun.
I Tous les périphériques peuvent émettre des données ou des
requêtes.
I Vitesse de 1Mbits/s (30m) à 10kbits/s (5km).
I Contrôle d’erreur CRC 15 bits.























































0 0 01 1 1 1 1 1 : signal récessif




Les bus de communication
I2C
I Bus de communication à usage local, dans un même
appareil.
I Deux lignes (horloge, donnée) tirées à la tension Vdd au
travers de résistances de pull-up.
I Les données s’échangent sur demande du maître.
I Vitesse de 5Mbits/s à 100kbits/s.







































I CPLD : Complex Programmable Logic Device
I FPGA : Field Programmable Gate Array
I DSP : Digital Signal Processor
I VHDL : VHSIC Hardware Description Language
I VHSIC : Very High Speed Integrated Circuits
I EEprom : Electrically-Erasable Programmable Read-Only
Memory
I JTAG : Joint Test Action Group
I MIPS : Microprocessor without Interlocked Pipeline Stages
I ICD : In-Circuit Debugger
I MOV : Metal Oxide Varistor
I PTC : Positive Temperature Coefficient
I LDO : Low-DropOut
Lexique
I ESR : Equivalent Series Resistance
I PLL : Phase-Locked Loop
I PPM : Partie Par Million
I PCB : Printed Circuit Board
I EMC : ElectroMagnetic Compatibility
I Vcc : Collector supply Voltage
I Vee : Emitter supply Voltage
I Vdd : Drain supply Voltage
I Vss : Source supply Voltage
I PWM : Pulse Width Modulation
I USART : Universal Synchronous/Asynchronous Receiver
Transmitter
I CAN bus : Controller Area Network bus
I CRC : Cyclic Redundancy Check
